<?xml version="1.0" encoding="UTF-8"?>
<article article-type="research-article" xml:lang="English" xmlns:xlink="http://www.w3.org/1999/xlink">
<front>
<journal-meta>
<journal-id journal-id-type="publisher">london-journal-of-engineering-research</journal-id>
<journal-title-group>
<journal-title>London Journal of Engineering Research</journal-title>
</journal-title-group>
<issn publication-format="print">2631-8474</issn>
<issn publication-format="electronic">2631-8482</issn>
<publisher><publisher-name>JournalsPress</publisher-name></publisher>
<self-uri xlink:href="https://journalspress.com/journal-seo-export/jats/83510.xml" />
</journal-meta>
<article-meta>
<article-id pub-id-type="publisher-id">83510</article-id>
<title-group>
<article-title>Design and Implementation of Amba based Ahb2apb Bridge</article-title>
</title-group>
<volume>22</volume>
<issue>2</issue>
<fpage>51</fpage>
<lpage>56</lpage>
<abstract><p>The Advanced Microcontroller Bus architecture is an open system-on-chip (SoC) protocol used by high-end devices to communicate with low-power devices. AMBA uses an advanced high-performance bus (AHB) to connect high-performance processors, DSPs, and memory controllers, and an advanced peripheral bus (APB) to connect low-bandwidth peripherals such as UARTs. There is also a bridge connecting the AHB and APB buses. A bridge is a standard interface that allows IP addresses connected to different buses to communicate with each other in a standard way. This paper represents the design and implementation of a Bridge that connects AHB and APB known as AHB2APB BRIDGE. The bridge is designed using Verilog HDL and implemented using XILINX ISE tool.</p></abstract>
<self-uri content-type="html" xlink:href="https://journalspress.com/design-and-implementation-of-amba-based-ahb2apb-bridge/" />
</article-meta>
</front>
<body>
<sec>
<title>Full Text</title>
<p>The Advanced Microcontroller Bus architecture is an open system-on-chip (SoC) protocol used by high-end devices to communicate with low-power devices. AMBA uses an advanced high-performance bus (AHB) to connect high-performance processors, DSPs, and memory controllers, and an advanced peripheral bus (APB) to connect low-bandwidth peripherals such as UARTs. There is also a bridge connecting the AHB and APB buses. A bridge is a standard interface that allows IP addresses connected to different buses to communicate with each other in a standard way. This paper represents the design and implementation of a Bridge that connects AHB and APB known as AHB2APB BRIDGE. The bridge is designed using Verilog HDL and implemented using XILINX ISE tool.</p>
</sec>
</body>
</article>